Intel® Quartus® Prime Pro Edition User Guide: Platform Designer
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: mwh1409958987291
Ixiasoft
Visible to Intel only — GUID: mwh1409958987291
Ixiasoft
6.10.6.1. AXI and Avalon® Ordering
According to the AMBA* Protocol Specifications, there is no ordering requirement between reads and writes. However, Avalon® has an implicit ordering model that requires transactions from a host to the same AXI subordinate to be in order. The Avalon® interconnect always processes the transactions in order. The interconnect blocks transactions if required. The interconnect prevents writing to the AXI subordinate when read is pending.