AN 797: Partially Reconfiguring a Design: on Intel® Arria® 10 GX FPGA Development Board
ID
683497
Date
12/11/2020
Public
Step 1: Getting Started
Step 2: Creating a Design Partition
Step 3: Allocating Placement and Routing Region for a PR Partition
Step 4: Adding the Partial Reconfiguration Controller IP
Step 5: Defining Personas
Step 6: Creating Revisions
Step 7: Compiling the Base Revision
Step 8: Preparing PR Implementation Revisions
Step 9: Programming the Board
Modifying an Existing Persona
Adding a New Persona to the Design
Step 6: Creating Revisions
The PR design flow uses the project revisions feature in the Intel® Quartus® Prime software. Your initial design is the base revision, where you define the static region boundaries and reconfigurable regions on the FPGA.
From the base revision, you create multiple revisions. These revisions contain the different implementations for the PR regions. However, all PR implementation revisions use the same top-level placement and routing results from the base revision.
To compile a PR design, you must create a PR implementation revision for each persona. In addition, you must assign revision types for each of the revisions. There are the following revision types:
- Partial Reconfiguration - Base
- Partial Reconfiguration - Persona Implementation
The following table lists the revision name and the revision type for each of the revisions:
| Revision Name | Revision Type |
|---|---|
| blinking_led.qsf | Partial Reconfiguration - Base |
| blinking_led_default.qsf | Partial Reconfiguration - Persona Implementation |
| blinking_led_slow.qsf | Partial Reconfiguration - Persona Implementation |
| blinking_led_empty.qsf | Partial Reconfiguration - Persona Implementation |