JESD204C Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683357
Date 11/22/2021

A newer version of this document is available. Customers should click here to go to the newest version.

2.3.1. Design Example Parameters

The JESD204C Intel® FPGA IP parameter editor includes the Example Design tab for you to specify certain parameters before generating the design example.
Table 6.  Parameters in the Example Design Tab
Parameter Options Description
Select Design
  • System Console Control
  • None
Select the system console control to access the design example data path through the system console.
Simulation On, Off Turn on for the IP to generate the necessary files for simulating the design example.
Synthesis On, Off Turn on for the IP to generate the necessary files for Intel® Quartus® Prime compilation and hardware demonstration.
HDL format (for simulation) Verilog only Select the HDL format of the RTL files for simulation.
HDL format (for synthesis) Verilog only Select the HDL format of the RTL files for synthesis.
Generate 3-wire SPI module On, Off

Turn on to enable 3-wire SPI interface instead of 4-wire.

Sysref mode
  • One-shot
  • Periodic
  • Gapped periodic

Select whether you want the SYSREF alignment to be a one-shot pulse mode, periodic, or gapped periodic, based on your design requirements and timing flexibility.

  • One-shot: Select this option to enable SYSREF to be a one-shot pulse mode. The sysref_ctrl[17] register bit's value is 0. After the JESD204C IP reset deasserts, change the sysref_ctrl[17] register's value from 0 to 1, then to 0, for a one-shot SYSREF pulse.
  • Periodic: SYSREF in periodic mode has 50:50 duty cycle. SYSREF period is E*SYSREF_MULP.
  • Gapped periodic: SYSREF has programmable duty cycle of granularity of 1 link clock cycle. SYSREF period is E*SYSREF_MULP. For out-of-range duty cycle setting, the SYSREF generation block should automatically infer 50:50 duty cycle.
Refer to SYSREF Generator for more information about the SYSREF period.
Select board
  • None
  • S10 TX SI Devkit ( Intel® Stratix® 10 TX Signal Integrity Development Kit)
Select the board for the design example.
  • None: This option excludes hardware aspects for the design example. All the pin assignments will be set to virtual pins.
  • Intel® Stratix® 10 TX Signal Integrity Development Kit: This option automatically selects the project’s target device to match the device on this development kit. You may change the target device with the Change Target Device parameter below if your board revision has a different grade of the default targeted device. All the pin assignments are set according to the development kit.
Test pattern
  • PRBS-7
  • PRBS-9
  • PRBS-15
  • PRBS-23
  • Ramp

Select the patten generator and checker test pattern to either ramp or one of the PRBS pattern options.

The PRBS options are some of the commonly used degree of polynomials.
Note: To switch the PRBS polynomial options, change this parameter, and generate and recompile the design example.

If you select PRBS pattern, the pattern checker expects the scrambling seed to be self-synchronized when the deskew alignment is achieved by the JESD204C RX IP.

If you select ramp pattern, the first valid data sample for each converter (M) is loaded as the initial value. Subsequent data sample values must increase by 1 in each clock cycle up to the maximum and then roll over to 0. For example, when S=1, N=16 and WIDTH_MULP = 2, the data width per converter is S*WIDTH_MULP*N=32. The maximum data sample value is 0xFFFF.

The ramp pattern checker verifies that identical patterns are received across all converters.

Enable internal serial loopback (Simulation) On, Off Turn on to enable internal serial loopback. If you turn on this option, the RX path takes the serial input from the TX path internally in the FPGA.
Enable command channel pattern (Simulation) On, Off Turn on to enable command channel pattern.