Serial Lite IV Intel® Stratix™ 10 FPGA IP Design Example User Guide

ID 683223
Date 11/01/2021
Public
Document Table of Contents

3.2.4. System Console

The System Console provides a user-friendly interface to do debug and monitor status on the IP, traffic generator, and traffic checker for hardware testing.

Did you find the information on this page useful?

Characters remaining:

Feedback Message