AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design

ID 683167
Date 5/19/2021
Public

1.3. Functional Description

The reference design consists of various components. The following figure shows the design components and the top-level signals of the reference design.
Figure 1. Block Diagram

Did you find the information on this page useful?

Characters remaining:

Feedback Message