Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide: For Intel® Stratix® 10 Devices

ID 683147
Date 12/14/2020

2.3. Design Example Interface Signals

The Low Latency 50G Ethernet testbench is self-contained and does not require you to drive any input signals.

Table 4.   Low Latency 50G Ethernet Hardware Design Example Interface Signals
Signal Direction Comments
clk50 Input Drive at 50 MHz. The intent is to drive this input from a 50 MHz oscillator on the board.
clk_ref_r Input Drive at 644.53125 or 322.265625 MHz.
cpu_resetn Input Resets the IP core. Active low. Drives the global hard reset csr_reset_n to the IP core.
tx_serial[3:0] Output Transceiver PHY output serial data.
rx_serial[3:0] Input Transceiver PHY input serial data.
user_led[7:0] Output Status signals. Currently the design example drives all of these signals to a constant value of 0. The hardware design example connects these bits to drive LEDs on the target board. Individual bits reflect the following signal values and clock behavior:
  • [0]: Main reset signal to IP core
  • [1]: Divided version of clk_ref
  • [2]: Divided version of clk50
  • [3]: Divided version of 100 MHz status clock
  • [4]: tx_lanes_stable
  • [5]: rx_block_lock
  • [6]: rx_am_lock
  • [7]: rx_pcs_ready

Did you find the information on this page useful?

Characters remaining:

Feedback Message