Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide: For Intel® Stratix® 10 Devices

ID 683147
Date 12/14/2020
Public

1. Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 20.4
IP Version 1.0.0
The Low Latency 50G Ethernet Intel FPGA IP core provides a design example which allows you to:
  • Compile the design — to get an estimate IP core area and timing
  • Simulate the design — to verify the IP core functionality through simulation
  • Test the design on hardware — to test the design on the Intel® Stratix® 10 Transceiver Signal Integrity Development Kit
When you generate the design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware.
Figure 1. Development Steps for the Design Example

Did you find the information on this page useful?

Characters remaining:

Feedback Message