Low Latency 50G Ethernet Intel® FPGA IP Design Example User Guide: For Intel® Stratix® 10 Devices

ID 683147
Date 12/14/2020

2.1. Features

DUT features:

  • Standard CAUI-4 external interface consisting of four FPGA hard serial transceiver lanes operating at 25.78125 Gbps.
  • Avalon Memory-Mapped (Avalon-MM) management interface to access the IP core control and status registers.
  • RX CRC checking and error reporting.
  • TX error insertion capability to transmit error frame at the end of a packet cycle.
  • Hardware and software reset control.

Did you find the information on this page useful?

Characters remaining:

Feedback Message