GPIO Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices

ID 683136
Date 7/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

GPIO Intel® FPGA IP Timing

The performance of the GPIO IP core depends on the I/O constraints and clock phases. To validate the timing for your GPIO configuration, Intel recommends that you use the Timing Analyzer.

Did you find the information on this page useful?

Characters remaining:

Feedback Message