Stratix V Avalon-ST Interface for PCIe Solutions: User Guide

ID 683093
Date 5/03/2019
Document Table of Contents

1.8. Resource Utilization

Because the PCIe protocol stack is implemented in hardened logic, it uses no core device resources (no ALMs and no embedded memory).

Note: Soft calibration of the transceiver module requires additional logic. The amount of logic required depends upon the configuration.

Did you find the information on this page useful?

Characters remaining:

Feedback Message