Stratix V Avalon-ST Interface for PCIe Solutions: User Guide

ID 683093
Date 5/03/2019
Public
Document Table of Contents

1.9. Recommended Speed Grades

Table 5.   Stratix V Recommended Speed Grades for All Link Widths and Application Layer Clock Frequencies Intel recommends setting the Quartus® Prime Analysis & Synthesis Settings Optimization Technique to Speed when the Application Layer clock frequency is 250 MHz. For information about optimizing synthesis, refer to Setting Up and Running Analysis and Synthesis in Quartus® Prime Help. For more information about how to effect the Optimization Technique settings, refer to Area and Timing Optimization in volume 2 of the Quartus® Prime Handbook.

Link Rate

Link Width

Interface Width

Application Clock Frequency (MHz)

Recommended Speed Grades

Gen1

x1

64 bits

62.5 2,125

–1, –2, –3, –4

x2

64 bits

125

–1, –2, –3, –4

x4

64 bits

125

–1, –2, –3, –4

x8

64 bits

250

–1, –2, –3 3

x8

128 Bits

125

–1, –2, –3, –4

Gen2

x1

64 bits

125

–1, –2, –3, –4

x2

64 bits

125

–1, –2, –3, –4

x4

64 bits

250

–1, –2, –3 3

x4

128 bits

125

–1, –2, –3, –4

x8

128 bits

250

–1, –2, –3 3

x8

256 bits

125

–1, –2, –3, –4

Gen3

x1

64 bits

125

–1, –2, –3, –4

x2

64 bits

250

–1, –2, –3, –4

x2

128 bits

125

–1, –2, –3, –4

x4

128 bits

250

–1, –2, –3 3

x4

256 bits

125

–1, –2, –3,–4

x8

256 bits

250

–1, –2, –3 3

2 This is a power-saving mode of operation
3 The -4 speed grade is also possible for this configuration; however, it requires significant effort by the end user to close timing.