Visible to Intel only — GUID: ewa1409318066345
Ixiasoft
1. Intel® FPGA SDK for OpenCL™ Pro Edition Custom Platform Toolkit User Guide
2. Intel® FPGA SDK for OpenCL™ Pro Edition Custom Platform Toolkit Reference Material
3. Intel FPGA SDK for OpenCL Pro Edition Custom Platform Toolkit Archives
4. Document Revision History for Intel® FPGA SDK for OpenCL™ Pro Edition Custom Platform Toolkit User Guide
1.1. Prerequisites for the Intel® FPGA SDK for OpenCL™ Pro Edition Custom Platform Toolkit
1.2. Overview of the Intel® FPGA SDK for OpenCL™ Pro Edition Custom Platform
1.3. Custom Platform Automigration for Forward Compatibility
1.4. Creating an Intel® FPGA SDK for OpenCL™ Custom Platform
1.5. Applying for the Intel® FPGA SDK for OpenCL™ Pro Edition Preferred Board Status
1.6. Shipping Recommendations
2.3.1. aocl_mmd_get_offline_info
2.3.2. aocl_mmd_get_info
2.3.3. aocl_mmd_open
2.3.4. aocl_mmd_close
2.3.5. aocl_mmd_read
2.3.6. aocl_mmd_write
2.3.7. aocl_mmd_copy
2.3.8. aocl_mmd_set_interrupt_handler
2.3.9. aocl_mmd_set_device_interrupt_handler
2.3.10. aocl_mmd_set_status_handler
2.3.11. aocl_mmd_yield
2.3.12. aocl_mmd_shared_mem_alloc
2.3.13. aocl_mmd_shared_mem_free
2.3.14. aocl_mmd_program
2.3.15. aocl_mmd_reprogram
2.3.16. aocl_mmd_hostchannel_create
2.3.17. aocl_mmd_hostchannel_destroy
2.3.18. aocl_mmd_hostchannel_get_buffer
2.3.19. aocl_mmd_hostchannel_ack_buffer
2.3.20. aocl_mmd_host_alloc
2.3.21. aocl_mmd_free
2.3.22. aocl_mmd_device_alloc
2.3.23. aocl_mmd_shared_alloc
2.3.24. aocl_mmd_shared_migrate
Visible to Intel only — GUID: ewa1409318066345
Ixiasoft
1.4.1. Designing the Board Hardware
To design an accelerator board for use with the Intel® FPGA SDK for OpenCL™ Pro Edition, you must create all the board and system components, and the files that describe your hardware design to the Intel® FPGA SDK for OpenCL™ Offline Compiler.
Each board variant in the Custom Platform consists of an Intel® Quartus® Prime project, and a board_spec.xml XML file that describes the system to the offline compiler. The board_spec.xml file describes the interfaces necessary to connect to the kernel. The offline compiler generates a custom circuit based on the data from the board_spec.xml file. Then it incorporates the OpenCL kernel into the Platform Designer system you create for all nonkernel logic.
You must preserve the design of all nonkernel logic. You can preserve your design in the Intel® Quartus® Prime Pro Edition software via one of the following methods:
- Create a design partition containing all nonkernel logic under a single HDL hierarchy and then export the partition. For example, you may create and export a board.qsys Platform Designer subsystem (see figure below). The top-level system.qsys Platform Designer system can then instantiate this exported board Platform Designer subsystem.
- Implement the Configuration via Protocol (CvP) configuration scheme, which preserves all logic outside a design partition. In this case, you only need to create a partition around the kernel logic. You may place all nonkernel logic into a single top-level Platform Designer system file (for example, system.qsys).
You must design all the components and the board_spec.xml file that describe the system to the SDK.
Figure 1. Example System Hierarchy with a Board Platform Designer Subsystem
For more information, refer to the System Design of Intel® Stratix® 10 Reference Platform in the Intel® FPGA SDK for OpenCL™ : Intel® Stratix® 10 GX FPGA Development Kit Reference Platform Porting Guide
- Creating the Board Platform Designer System
To create your board system in a Platform Designer subsystem, you may modify the board.qsys template in the Custom Platform Toolkit. - Establishing Guaranteed Timing Flow
Deliver a design partition for nonkernel logic that has a clean timing closure flow as part of your Custom Platform.