P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A. Egress Control Vector (Offset 0x8)

Table 139.  Egress Control Vector
Bits Register Description Default Value Access
[31:0] Egress Control Vector 0x0 RO

Did you find the information on this page useful?

Characters remaining:

Feedback Message