P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A. ACS Capability Register (Offset 0x4)

Table 137.  ACS Capability Register
Bits Register Description Default Value Access
[31:0] Capability Field 0x0 RO