Intel Agilex® 7 FPGA F-Series Development Kit User Guide

ID 683024
Date 1/18/2024
Public
Document Table of Contents
Give Feedback

4.3. Control on-board clock through Clock Controller GUI

The Clock Controller application can change on-board Si5341 programmable PLLs to any customized frequency between 10 MHz and 750 MHz for differential output and 10 MHz to 350 MHz for LVCMOS single-ended output.

The instructions to run Clock Controller GUI are stated in the Running the BTS GUI section. You can also start it using the BTS GUI icon Clock.

The Clock Controller communicates with the System Intel® MAX® 10 device through either USB port J13 or 10 pin JTAG header J14. Then System Intel® MAX® 10 controls these programmable clock parts through a 2-wire I2C bus.

Note: You cannot run the stand-alone Clock Controller application when the BTS or Power Monitor GUI is running at the same time.
Figure 15. Clock Controller GUI

The following sections describe the Clock Controller buttons

Read

Reads the current frequency setting for the oscillator associated with the active tab.

Default

Sets the frequency for the oscillator associated with the active tab back to its default value. This can also be accomplished by power cycling the board.

Set

Sets the programmable oscillator frequency for the selected clock to the value in the CLKx output controls for the Si5338. Frequency changes might take several milliseconds to take effect. You might see glitches on the clock during this time. Intel recommends resetting the FPGA logic after changing frequencies.

Import

You can generate the register list from the Clockbuilder Pro Software tool and import it into Si5341 to update the settings of the RAM. Register changes are volatile after power cycling.