Visible to Intel only — GUID: iqn1567213733638
Ixiasoft
1. Overview
2. Getting Started
3. Development Kit Setup
4. Board Test System
5. Development Kit Hardware and Configuration
6. Custom Projects for the Development Kit
7. Document Revision History for the Agilex™ 7 FPGA F-Series Development Kit User Guide
A. Development Kit Components
B. Developer Resources
C. Safety and Regulatory Compliance Information
Visible to Intel only — GUID: iqn1567213733638
Ixiasoft
A.2. Configuration Support
This development kit supports two configuration methods. A DIP switch is used to select between JTAG only mode and AS x4 configuration mode by manipulating the MSEL pins.
- AS x4 Mode. MT25QU02GCBB3E12-1SIT is a QSPI FLASH on board to support AS x4 configuration mode.
- JTAG Mode.
- JTAG via 10-pin header for connecting an Altera standard UB2/UB1 dongle. The header shall be a right angle shrouded type connector and it is accessible through the PCIe* bracket.
- On-board Intel® FPGA Download Cable