Device Migration Guidelines: Agilex™ 3 FPGAs and SoCs C-Series

ID 848793
Date 8/07/2025
Public

3.1.2. HVIO

Direct migration using identical pin planning and location is supported when migrating between devices within package M12A, M16A, B18B, and B23C because all devices within each of these packages have the same HVIO location availability. There is no change required to the VCCIO_HVIO supply of these HVIO banks during migration.

For the B18A package, there is a HVIO output pin utilization limit on A3C100 and A3C135 devices. Migration between B18A package should consider the achievable amount of output pin utilization limit based on A3C100 and A3C135 devices.

If you are migrating from A3C100 and A3C135 devices to A3C025, A3C050, and A3C065 devices, you can reuse the same I/O planning and location.

Consideration must be taken when you are migrating from A3C025, A3C050, and A3C065 devices to A3C100 and A3C135 devices. Plan your design upfront in A3C025, A3C050, and A3C065 devices to ensure you only utilize the lesser output pins in the HVIO bank based on the achievable output pin count in A3C100 and A3C135 devices. There is no change required to the VCCIO_HVIO supply of these HVIO banks during migration.

Make use of the HVIO Overshoot Estimator to plan your HVIO pin utilization.

Refer to the Agilex™ 3 Pin-Out Files for more information regarding the VCCIO_HVIO pin location for Agilex™ 3 devices.

Refer to the General Purpose I/O User Guide: Agilex™ 3 FPGAs and SoCs for more information regarding HVIO bank feature, design guideline and HVIO Overshoot Estimator for Agilex™ 3 Device.