LVDS Tunneling Protocol and Interface IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 844310
Date 2/24/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.4.7.6. Miscellaneous Interface Signals

Table 37.  Miscellaneous Signals
Signal Name Direction Size Description
req_tag_in Input 1 The miscellaneous input pins of the data channel are assigned to the "Tag" field within a data frame.
req_tag_out Output 1 The miscellaneous output pins of the data channel are used to repopulate the "Tag" value received from the remote IP to this port.
link_config_timeout_err Output 1 Output of the link configure/accept timeout error register
link_speed_timeout_err Output 1 Output of the link speed timeout error register
unknown_comma_err Output 1 Output of the unknown comma error register
crc_err Output 1 Output of the frame CRC error register
link_lost_err Output 1 Output of the LTPI link lost error register
crc_err_cmd Output 1 Output of the received CRC error command in the data channel register
cpl_to_err Output 1 Output of the completion timeout error register
link_aligned Output 1 Output of the LTPI link aligned register. Indicates that the LTPI frames are decoded correctly.
local_link_state Output 1 Local LTPI link state
nl_gpio_stable Output 1 Normal latency GPIO Stable indication. It is in a high state only for one clock cycle, when all normal latency GPIOs were received.