LVDS Tunneling Protocol and Interface IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 844310
Date 2/24/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4. Generating the Simulation Design Example

The LVDS Tunneling Protocol and Interface IP can generate simulation design examples with a fixed IP configuration (refer to the Simulating the Design Example section). You can use these design examples as references for instantiating the IP and reviewing the expected behavior in simulations.
Procedure
  1. On the Example_design tab, select the Acknowledgement checkbox.
  2. Select the Example Design HDL Format as follows:
    Figure 21.  LVDS Tunneling Protocol and Interface IP Parameters—Example_design Tab
    Table 42.  Design Example Parameters
    Parameters Value Default Description
    Example Design HDL Format
    • Verilog
    • VHDL
    Verilog Selects the design example in Verilog or VHDL format.
  3. Click the Generate Example Design button.
  4. Specify the directory for the design example to be generated.
  5. Once the design example is generated, click the Launch Example Design in Quartus.