GTS AXI Streaming IP for PCI Express* Design Example User Guide

ID 817713
Date 8/04/2025
Public
Document Table of Contents

A.1.9. BFM Configuration Procedures

All Verilog HDL arguments are type integer and are input‑only unless specified otherwise.