GTS Transceiver PHY User Guide: Agilex™ 5 FPGAs and SoCs

ID 817660
Date 8/04/2025
Public
Document Table of Contents

4.5. Guidelines to Indicate System PLL Reference Clock is Ready