GTS Transceiver PHY User Guide: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: oxp1699909008842
Ixiasoft
Visible to Intel only — GUID: oxp1699909008842
Ixiasoft
8. Debugging GTS Transceiver Links with Transceiver Toolkit
The GTS PMA/FEC Direct PHY IP supports the Transceiver Toolkit as part of debugging tools that you can use to debug your GTS Transceiver Links. The Transceiver Toolkit helps you to optimize high-speed serial links in your board design by providing real-time control, monitoring, and debugging of the GTS transceiver links running on your board.
- Test and tune transceiver link signal quality through a combination of metrics.
- Run a single bit-error-rate (BER) test on a single channel or multiple simultaneous BER tests on multiple channels.
- Use Auto Sweep feature to sweep transceiver settings to determine the parameters that support best BER value.
- Generate and check different PRBS patterns to provides you the ability to stress your link according to your system specifications.
- View the receiver horizontal and vertical eye margin during testing.