Visible to Intel only — GUID: ygn1683683910989
Ixiasoft
1. Agilex™ 5 Clocking and PLL Overview
2. Agilex™ 5 Clocking and PLL Architecture and Features
3. Agilex™ 5 Clocking and PLL Design Considerations
4. Clock Control Intel® FPGA IP Core
5. IOPLL Intel® FPGA IP Core
6. Document Revision History for the Clocking and PLL User Guide: Agilex™ 5 FPGAs and SoCs
2.2.1. PLL Features
2.2.2. PLL Usage
2.2.3. PLL Locations
2.2.4. PLL Architecture
2.2.5. PLL Control Signals
2.2.6. PLL Feedback Modes
2.2.7. Clock Multiplication and Division
2.2.8. Programmable Phase Shift
2.2.9. Programmable Duty Cycle
2.2.10. PLL Cascading
2.2.11. PLL Input Clock Switchover
2.2.12. PLL Reconfiguration and Dynamic Phase Shift
2.2.13. PLL Calibration
3.1. Guidelines: Clock Switchover
3.2. Guidelines: Timing Closure
3.3. Guidelines: Resetting the PLL
3.4. Guidelines: Configuration Constraints
3.5. Clocking Constraints
3.6. IP Core Constraints
3.7. Guideline: Achieving 5% Duty Cycle for fOUT_EXT ≥ 300 MHz Using tx_outclk Port from LVDS SERDES Intel® FPGA IP
Visible to Intel only — GUID: ygn1683683910989
Ixiasoft
5.2.4. IOPLL IP Core Parameters - Advanced Parameters Tab
Parameter | Value | Description |
---|---|---|
Advanced Parameters | — | Displays a table of physical PLL settings that are implemented based on your input. |
I/O bank I/O PLL supports a maximum of 4 output clocks. The IOPLL IP core implements the output clocks using C0 to C3 counters.
Fabric-feeding I/O PLL supports a maximum of 7 output clocks. The IOPLL IP core implements the output clocks using C0 to C6 counters.
Output Clock | C Counter |
---|---|
outclk0 | C0 |
outclk1 | C1 |
outclk2 | C2 |
outclk3 | C3 |
outclk4 | C4 |
outclk5 | C5 |
outclk6 | C6 |