Intel® FPGA AI Suite: Getting Started Guide

Download PDF
ID 768970
Date 4/05/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Intel® FPGA AI Suite Getting Started Guide 2. About the Intel® FPGA AI Suite 3. Installing the Intel® FPGA AI Suite 4. Installing the Intel® FPGA AI Suite PCIe-Based Design Example Prerequisites 5. Installing the Intel FPGA AI Suite Compiler and IP Generation Tools 6. Intel® FPGA AI Suite Quick Start Tutorial A. Installation Notes for Other Operating Systems B. Intel® FPGA AI Suite Getting Started Guide Archives C. Intel® FPGA AI Suite Getting Started Guide Document Revision History
3. Installing the Intel® FPGA AI Suite x
3.1. Intel® FPGA AI Suite Directory Structure
4. Installing the Intel® FPGA AI Suite PCIe-Based Design Example Prerequisites x
4.1. PCIe-based Design Example Hardware Prerequisites 4.2. PCIe-based Design Example Operating System Prerequisites 4.3. PCIe-based Design Example Software Prerequisites
4.3. PCIe-based Design Example Software Prerequisites x
4.3.1. Additional Software Prerequisites for the PCIe-based Design Example for Intel Agilex® 7 Devices 4.3.2. Additional Software Prerequisites for the PCIe-Based Design Example for Intel® Arria® 10 Devices
5. Installing the Intel FPGA AI Suite Compiler and IP Generation Tools x
5.1. Supported FPGA Families 5.2. Operating System Prerequisites 5.3. Software Prerequisites 5.4. Installing the Intel® FPGA AI Suite Using System Package Management Tools 5.5. Installing the Intel® FPGA AI Suite Into an Alternative Location
5.3. Software Prerequisites x
5.3.1. OpenVINO™ Toolkit 5.3.2. Intel® Quartus® Prime Pro Edition Software
6. Intel® FPGA AI Suite Quick Start Tutorial x
6.1. Creating a Working Directory 6.2. Preparing OpenVINO™ Model Zoo and Model Optimizer 6.3. Preparing a Model 6.4. Running the Graph Compiler 6.5. Preparing an Image Set 6.6. Programming the FPGA Device 6.7. Performing Inference on the PCIe-Based Example Design 6.8. Building an FPGA Bitstream for the PCIe Example Design 6.9. Building the Example FPGA Bitstreams 6.10. Preparing a ResNet50 v1 Model 6.11. Performing Inference on the Inflated 3D (I3D) Graph 6.12. Performing Inference on YOLOv3 and Calculating Accuracy Metrics
6.12. Performing Inference on YOLOv3 and Calculating Accuracy Metrics x
6.12.1. Preparing a YOLOv3 Model 6.12.2. Preparing a COCO Validation Dataset and Annotations 6.12.3. Inference on YOLOv3 and Calculating Accuracy Scores
A. Installation Notes for Other Operating Systems x
A.1. CentOS* 7 Installation Notes
1. Intel® FPGA AI Suite Getting Started Guide
2. About the Intel® FPGA AI Suite
3. Installing the Intel® FPGA AI Suite
4. Installing the Intel® FPGA AI Suite PCIe-Based Design Example Prerequisites
5. Installing the Intel FPGA AI Suite Compiler and IP Generation Tools
6. Intel® FPGA AI Suite Quick Start Tutorial
A. Installation Notes for Other Operating Systems
B. Intel® FPGA AI Suite Getting Started Guide Archives
C. Intel® FPGA AI Suite Getting Started Guide Document Revision History

6.3. Preparing a Model

A model must be converted from a framework (such as TensorFlow, Caffe, or Pytorch) into a pair of .bin and .xml files before the Intel® FPGA AI Suite compiler (dla_compiler command) can ingest the model.

The following commands download the ResNet-50 TensorFlow model and run Model Optimizer: 
cd $COREDLA_WORK/demo/open_model_zoo
. venv/bin/activate
tools/downloader/downloader.py --name resnet-50-tf \
    --output_dir $COREDLA_WORK/demo/models/
tools/downloader/converter.py --name resnet-50-tf \
    --download_dir $COREDLA_WORK/demo/models/ \
    --output_dir $COREDLA_WORK/demo/models/

These commands create .bin and .xml files in the demo/models/public/resnet-50-tf/FP32/ directory.

The directory $COREDLA_WORK/demo/open_model_zoo/models/public/resnet-50-tf/ contains two useful files that do not appear in the $COREDLA_ROOT/demo/models/ directory tree:
  • The README.md file describes background information about the model.
  • The model.yml file shows the detailed command-line information given to Model Optimizer (mo.py) when it converts the model to a pair of .bin and .xml files

For a list OpenVINO™ Model Zoo models that the Intel® FPGA AI Suite supports, refer to the Intel® FPGA AI Suite IP Reference Manual .

Level Two Title