A newer version of this document is available. Customers should click here to go to the newest version.
1. Intel® FPGA AI Suite Getting Started Guide
2. About the Intel® FPGA AI Suite
3. Installing the Intel® FPGA AI Suite
4. Installing the Intel® FPGA AI Suite PCIe-Based Design Example Prerequisites
5. Installing the Intel FPGA AI Suite Compiler and IP Generation Tools
6. Intel® FPGA AI Suite Quick Start Tutorial
A. Installation Notes for Other Operating Systems
B. Intel® FPGA AI Suite Getting Started Guide Archives
C. Intel® FPGA AI Suite Getting Started Guide Document Revision History
6.1. Creating a Working Directory
6.2. Preparing OpenVINO™ Model Zoo and Model Optimizer
6.3. Preparing a Model
6.4. Running the Graph Compiler
6.5. Preparing an Image Set
6.6. Programming the FPGA Device
6.7. Performing Inference on the PCIe-Based Example Design
6.8. Building an FPGA Bitstream for the PCIe Example Design
6.9. Building the Example FPGA Bitstreams
6.10. Preparing a ResNet50 v1 Model
6.11. Performing Inference on the Inflated 3D (I3D) Graph
6.12. Performing Inference on YOLOv3 and Calculating Accuracy Metrics
5.3.2. Intel® Quartus® Prime Pro Edition Software
The Intel® FPGA AI Suite is compatible with Intel® Quartus® Prime Pro Edition Versions 19.2 - 22.4.
Tip: When designing a solution with the Intel® FPGA AI Suite, use the latest supported version of Intel® Quartus® Prime Pro Edition.
Ensure that the QUARTUS_ROOTDIR environment variable is set correctly. For example, you can add the following to your ~/.bashrc file to set the target directory appropriately:
export QUARTUS_ROOTDIR="<quartus_install_path>/quartus/"
Important:
The Intel® FPGA AI Suite design examples require specific versions of Intel® Quartus® Prime Pro Edition. This requirement applies only to the design examples and does not apply to the Intel® FPGA AI Suite IP and compiler. For the Intel® Quartus® Prime Pro Edition requirements for the design examples, refer to the following table:
Design Example | Intel® Quartus® Prime Pro Edition Requirement |
---|---|
PCIe-based design example for Intel® Arria® 10 devices | Intel® Acceleration Stack Version 1.2.1 (includes Intel® Quartus® Prime Pro Edition Version 19.2) |
PCIe-based design example for Intel Agilex® 7 devices | Intel® Quartus® Prime Pro Edition Version 22.4 |
SoC-based design example for Intel® Arria® 10 SX SoC devices | Intel® Quartus® Prime Pro Edition Version 22.4 ( Ashling* RiscFree* IDE for Intel® FPGAs is also required) |