Visible to Intel only — GUID: fdx1656011653612
Ixiasoft
1. Intel® FPGA AI Suite Getting Started Guide
2. About the Intel® FPGA AI Suite
3. Installing the Intel® FPGA AI Suite
4. Installing the Intel® FPGA AI Suite PCIe-Based Design Example Prerequisites
5. Installing the Intel FPGA AI Suite Compiler and IP Generation Tools
6. Intel® FPGA AI Suite Quick Start Tutorial
A. Installation Notes for Other Operating Systems
B. Intel® FPGA AI Suite Getting Started Guide Archives
C. Intel® FPGA AI Suite Getting Started Guide Document Revision History
6.1. Creating a Working Directory
6.2. Preparing OpenVINO™ Model Zoo and Model Optimizer
6.3. Preparing a Model
6.4. Running the Graph Compiler
6.5. Preparing an Image Set
6.6. Programming the FPGA Device
6.7. Performing Inference on the PCIe-Based Example Design
6.8. Building an FPGA Bitstream for the PCIe Example Design
6.9. Building the Example FPGA Bitstreams
6.10. Preparing a ResNet50 v1 Model
6.11. Performing Inference on the Inflated 3D (I3D) Graph
6.12. Performing Inference on YOLOv3 and Calculating Accuracy Metrics
Visible to Intel only — GUID: fdx1656011653612
Ixiasoft
6. Intel® FPGA AI Suite Quick Start Tutorial
The examples in this section assume that you have installed the Intel® FPGA AI Suite according to the instructions in Installing the Intel FPGA AI Suite Compiler and IP Generation Tools.
A quick command to check that the Intel® FPGA AI Suite installation was successful is as follows:
dla_compiler --fanalyze-area --march $COREDLA_ROOT/*/A10_Generic.arch
Section Content
Creating a Working Directory
Preparing OpenVINO Model Zoo and Model Optimizer
Preparing a Model
Running the Graph Compiler
Preparing an Image Set
Programming the FPGA Device
Performing Inference on the PCIe-Based Example Design
Building an FPGA Bitstream for the PCIe Example Design
Building the Example FPGA Bitstreams
Preparing a ResNet50 v1 Model
Performing Inference on the Inflated 3D (I3D) Graph
Performing Inference on YOLOv3 and Calculating Accuracy Metrics