HDMI PHY Intel FPGA IP Design Example User Guide

Download PDF
ID 732781
Date 7/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2.3. Reconfiguration Sequence Flow

Figure 5. Multi-rate Reconfiguration Sequence FlowThe figure illustrates the multi-rate reconfiguration sequence flow of the controller when it receives input data stream and reference clock frequency, or when the transceiver is unlocked.
Figure 6. Reconfiguration Sequence FlowThe figure illustrates the Nios II software flow that involves the controls for I2C master and HDMI TX PHY.
Level Two Title