HDMI PHY Intel FPGA IP Design Example User Guide

ID 732781
Date 7/20/2022
Public

1. HDMI PHY Design Example Quick Start Guide for Intel® Arria® 10 Devices

Updated for:
Intel® Quartus® Prime Design Suite 22.2
IP Version 1.0.0
The HDMI PHY Intel® FPGA IP design example for Intel® Arria® 10 devices features a HDMI 2.0 RX-TX retransmit design that supports compilation and hardware testing.
When you generate a design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware.
Figure 1. Development Steps

Did you find the information on this page useful?

Characters remaining:

Feedback Message