Visible to Intel only — GUID: dmi1443090595910
Ixiasoft
Visible to Intel only — GUID: dmi1443090595910
Ixiasoft
3.7. LPDDR3 Features
LPDDR3 devices use double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is an interface that transfers two data bits per DQ every clock cycle at the I/O pins.
Read and write operations to the LPDDR3 SDRAMs are burst oriented. Operations begin at a selected location and continue for a programmed number of locations in a programmed sequence. The operations begin with the registration of an activate command, which is then followed by a read or write command. Use the address and BA bits registered and the activate command to select the row and the bank to be accessed. Use the address bits registered and the read or write command to select the bank and the starting column location for the burst access
For more information, refer to LPDDR3 SDRAM data sheets.