AN 941: Design Block Reuse Tutorial: for Intel® Agilex™ F-Series FPGA Development Board

Download PDF
ID 709312
Date 12/10/2021
Public
Document Table of Contents
Document Table of Contents x
1. AN 941: Design Block Reuse Tutorial for Intel® Agilex™ F-Series FPGA Development Board
1. AN 941: Design Block Reuse Tutorial for Intel® Agilex™ F-Series FPGA Development Board x
1.1. Tutorial Overview 1.2. Tutorial Software and Hardware 1.3. Tutorial Files 1.4. Core Partition Reuse—Developer Tutorial 1.5. Core Partition Reuse—Consumer Tutorial 1.6. Root Partition Reuse—Developer Tutorial 1.7. Root Partition Reuse—Consumer Tutorial 1.8. (Optional) Step 8: Device Programming 1.9. Document Revision History for AN 941: Design Block Reuse Tutorial
1.4. Core Partition Reuse—Developer Tutorial x
1.4.1. Step 1: Define a Core Partition 1.4.2. Step 2: Compile and Export the Core Partition 1.4.3. Step 3: Create the Black Box File 1.4.4. Step 4: Copy Files to Consumer Project 1.4.5. Step 5: Hardware Verification (Optional)
1.5. Core Partition Reuse—Consumer Tutorial x
1.5.1. Step 1: Add Files and Run Synthesis 1.5.2. Step 2: Create a Partition for blinking_led 1.5.3. Step 3: Compile the Design 1.5.4. (Optional) Step 4: Hardware Verification
1.6. Root Partition Reuse—Developer Tutorial x
1.6.1. Step 1: Create a Reserved Core Partition 1.6.2. Step 2: Define a Logic Lock Region 1.6.3. Step 3: Compile and Export the Root Partition 1.6.4. Step 4: Copy Files to Consumer Project 1.6.5. Step 5: Hardware Verification (Optional)
1.7. Root Partition Reuse—Consumer Tutorial x
1.7.1. Step 1: Add the SDC and Root Partition 1.7.2. Step 2: Compile the Design 1.7.3. Step 3: Hardware Verification (Optional)
1. AN 941: Design Block Reuse Tutorial for Intel® Agilex™ F-Series FPGA Development Board

1.3. Tutorial Files

This tutorial includes a design example organized into directories that correspond with the flow (Core or Root partition reuse) and role (Developer or Consumer).
Tutorial Directory Structure
The Completed directories contain the final versions of all the files required to complete that tutorial module. You can use the files in the Completed directories to bypass tutorial steps, or skip to the final step of the tutorial module. The Script directories contain scripts to automatically run the flows that each module describes.
Follow these steps to use the design example files with this tutorial:
Download and extract the following tutorial design file archive:
q213_design_block_reuse_tutorial.zip

The .zip includes the following contents:

Table 2.  Tutorial Design Example Files
Directory Name Description
Core_Partition_Reuse/Developer/ Contains the source files for completing the core partition reuse Developer tutorial steps.
Core_Partition_Reuse/Consumer/ Contains the source files for completing the core partition reuse Consumer tutorial steps.
Core_Partition_Reuse/Completed/ Contains final versions of all the files to complete the core partition reuse tutorial module.
Root_Partition_Reuse/Developer/ Contains the files for completing the root partition reuse Developer tutorial steps.
Root_Partition_Reuse/Consumer/ Contains the files for completing the root partition reuse Consumer tutorial steps.
Root_Partition_Reuse/Completed/ Contains final versions of all the files to complete the core partition reuse tutorial step.
  • */Developer/Scripts
  • */Consumer/Scripts
The Consumer and Developer directories contain Scripts subdirectories that include the following helpful scripts:
  • Scripts/run.sh—automatically completes all steps for that flow.
  • Scripts/restore.sh—restores the tutorial files for that flow to default state.
You must run these scripts from the project directory in the form of Scripts/run.sh. The Intel® Quartus® Prime Pro Edition executable must by in your system path.
Level Two Title