25G Ethernet Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683833
Date 12/14/2020
Public

1.1. Design Example Directory Structure

Figure 2.  25G Ethernet Intel FPGA IP Design Example Directory Structure

The hardware configuration and test files (the hardware design example) are located in <design_example_dir>/hardware_test_design. The simulation files (testbench for simulation only) are located in <design_example_dir>/example_testbench.The compilation-only design example is located in <design_example_dir>/compilation_test_design.

Did you find the information on this page useful?

Characters remaining:

Feedback Message