25G Ethernet Intel® Arria® 10 FPGA IP Design Example User Guide

Download
ID 683833
Date 12/14/2020
Public
Document Table of Contents
Document Table of Contents
1. 25G Ethernet Intel FPGA IP Quick Start Guide 2. Design Example Description 3. 25G Ethernet Intel® Arria® 10 FPGA IP Design Example User Guide Archives 4. Document Revision History for 25G Ethernet Intel® Arria® 10 FPGA IP Design Example User Guide
1. 25G Ethernet Intel FPGA IP Quick Start Guide
1.1. Design Example Directory Structure 1.2. Simulation Design Example Components 1.3. Hardware Design Example Components 1.4. Generating the Design Example 1.5. Simulating the 25G Ethernet Intel FPGA IP Design Example Testbench 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the 25G Ethernet Intel FPGA IP Hardware Design Example
2. Design Example Description
2.1. Design Example Behavior 2.2. Design Example Interface Signals 2.3. 25G Ethernet Intel FPGA IP Design Example Registers
1. 25G Ethernet Intel FPGA IP Quick Start Guide
2. Design Example Description
3. 25G Ethernet Intel® Arria® 10 FPGA IP Design Example User Guide Archives
4. Document Revision History for 25G Ethernet Intel® Arria® 10 FPGA IP Design Example User Guide

2.3. 25G Ethernet Intel FPGA IP Design Example Registers

Table 5.   25G Ethernet Intel FPGA IP Hardware Design Example Register MapLists the memory mapped register ranges for the hardware design example. You access these registers with the reg_read and reg_write functions in the System Console.

Word Offset

Register Category

0x300–0xDFF

 25G Ethernet Intel FPGA IP core registers.

0x4000–0x4C00

 Intel® Arria® 10 dynamic reconfiguration registers. Register base address is 0x4000.
Related Information
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message