PHY Lite for Parallel Interfaces FPGA IP User Guide

ID 683716
Date 1/13/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.5.6. Timing

The Quartus® Prime software generates the required timing constraints to analyze the timing of the PHY Lite for Parallel Interfaces FPGA IP on the all Intel FPGA devices.