PHY Lite for Parallel Interfaces FPGA IP User Guide

ID 683716
Date 1/13/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1. Release Information

FPGA IP versions match the Quartus® Prime Design Suite software versions until v19.1. Starting in Quartus® Prime Design Suite software version 19.2, FPGA IP has a new versioning scheme.

The FPGA IP version (X.Y.Z) number can change with each Quartus® Prime software version. A change in:

  • X indicates a major revision of the IP. If you update the Quartus® Prime software, you must regenerate the IP.
  • Y indicates the IP includes new features. Regenerate your IP to include these new features.
  • Z indicates the IP includes minor changes. Regenerate your IP to include these changes.
Table 34.   PHY Lite for Parallel Interfaces FPGA IP for Agilex™ 7 M-Series Devices Release Information
Item Description
IP Version 8.0.0
Quartus® Prime Version 24.3.1
Release Date 2025.01.13