AN 954: Hierarchical Partial Reconfiguration Tutorial: for the Intel® Agilex® F-Series FPGA Development Board
ID
683687
Date
8/04/2021
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Step 1: Getting Started
Step 2: Creating a Child Level Submodule
Step 3: Creating Design Partitions
Step 4: Allocating Placement and Routing Region for PR Partitions
Step 5: Defining Personas
Step 6: Creating Revisions
Step 7: Compiling the Base Revision
Step 8: Preparing the PR Implementation Revisions for Parent PR Partition
Step 9: Preparing the PR Implementation Revisions for Child PR Partitions
Step 10: Programming the Board
Modifying an Existing Persona
Adding a New Persona to the Design
Reference Design Requirements
This reference design requires the following:
- Intel® Quartus® Prime Pro Edition software version 21.1 for the design implementation.
- Intel® Agilex® F-Series FPGA development kit (DK-DEV-AGF014E3ES or DK-DEV-AGF014E2ES) for the FPGA implementation.