AN 849: Ultra Low Latency Ethernet 10G Reference Design for Intel® Stratix® 10 Devices
ID
683671
Date
6/12/2018
Public
Functional Description
The reference design consists of various components.
Figure 1. System Architecture OverviewThis figure shows the high-level block diagram of the design's system architecture.