Intel® Quartus® Prime Pro Edition User Guide: Design Optimization

ID 683641
Date 8/01/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Top Congested Hierarchies and Nets Reports

If your design fails to route, you can use the Top Congested Hierarchies and Top Congested Nets reports to determine the most congested hierarchies and nets in the design. View these reports under Compilation Report > Fitter > Route Stage.

Use context menu commands to locate directly to the reported hierarchies and nets in the Text Editor, Assignment Editor, Pin Planner, Chip Planner, and other editors. Optimize your design in the reported areas to reduce the congestion and successfully route the design.

Figure 24. Example Top Congested Hierarchies Report (Truncated)

Figure 25. Example Top Congested Nets Report (Truncated)