E-Tile Hard IP Intel® Stratix® 10 Design Examples User Guide: Ethernet, CPRI PHY, and Dynamic Reconfiguration

ID 683578
Date 5/25/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Reset

Nios® system controls the resets implemented in the design example via PIO. To reset the design under test (DUT) IP, always deassert the i_sl_csr_rst_n first before the sl_tx/rx_rst_n and i_reconfig_reset signals. When performing dynamic reconfiguration, i_sl_csr_rst_n and i_reconfig_reset should not be toggled.