ALTIOBUF IP Core User Guide

ID 683471
Date 1/13/2020
Public

Using the Port and Parameter Definitions

Instead of using the parameter editor GUI, you can instantiate the IP core directly in your Verilog HDL, VHDL, or AHDL code by calling the IP core and setting its parameters as you would any other module, component, or subdesign.

Did you find the information on this page useful?

Characters remaining:

Feedback Message