AN-785: Altera JESD204B IP Core and ADI AD9162 Hardware Checkout Report

Download
ID 683452
Date 12/06/2016
Public
Document Table of Contents
Document Table of Contents
1. JESD204B IP Core and AD9162 Hardware Checkout Report
1. JESD204B IP Core and AD9162 Hardware Checkout Report
1.1. Hardware Requirements 1.2. Hardware Setup 1.3. Hardware Checkout Methodology 1.4. JESD204B IP Core and DAC Configurations 1.5. Test Results 1.6. Test Result Comments 1.7. Document Revision History
1.3. Hardware Checkout Methodology
1.3.1. Transmitter Data Link Layer 1.3.2. Transceiver Transport Layer 1.3.3. Scrambling 1.3.4. Deterministic Latency (Subclass 1)
1.3.1. Transmitter Data Link Layer
1.3.1.1. Code Group Synchronization (CGS) 1.3.1.2. Initial Frame and Lane Synchronization
1. JESD204B IP Core and AD9162 Hardware Checkout Report

1.7. Document Revision History

Date Version Changes
December 2016 2016.12.06 Initial release.
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message