Stratix® 10 Embedded Memory User Guide

ID 683423
Date 7/08/2024
Public
Document Table of Contents

4.3.17. Reset Scheme

During power-up, the registers are in undefined power and reset states. To guarantee correct functionality, reset the FIFO Intel® FPGA IP core upon completion of configuration by asserting either the sclr or aclr signal.