Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 4/25/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.7. FIFO2 Intel® FPGA IP Interface Signals

This section provides diagrams of the SCFIFO and DCFIFO blocks of the FIFO2 Intel® FPGA IP core to help in visualizing their input and output ports. This section also describes each port in detail to help in understanding their usages, functionality, or any restrictions.
Figure 50. FIFO2 IP Core Input and Output Signals