Intel® Stratix® 10 Embedded Memory User Guide

ID 683423
Date 4/25/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1. FIFO and FIFO2 Design Example

You can use this design example as a reference on how to instantiate the FIFO and FIFO2 Intel® FPGA IP cores and what behavior to expect in a simulation.