Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes

Download
ID 683308
Date 12/19/2022
Public
Document Table of Contents
Document Table of Contents x
Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes
Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes x
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v20.1.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v20.0.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.1 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.2.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.1 Low Latency Ethernet 10G MAC Intel® FPGA IP v18.1 Low Latency Ethernet 10G MAC Intel® FPGA IP v18.0 Intel FPGA Low Latency Ethernet 10G MAC IP Core v17.1 Update 1 Intel FPGA Low Latency Ethernet 10G MAC IP Core v17.1 Low Latency Ethernet 10G MAC IP Core v17.0 Low Latency Ethernet 10G MAC IP Core v16.1 Low Latency Ethernet 10G MAC IP Core v16.0 Low Latency Ethernet 10G MAC IP Core v15.1 Low Latency Ethernet 10G MAC IP Core v15.0 Low Latency Ethernet 10G MAC IP Core v14.1 Low Latency Ethernet 10G MAC IP Core v14.0 Arria 10 Edition Low Latency Ethernet 10G MAC IP Core v14.0 Low Latency Ethernet 10G MAC IP Core v13.1 Arria 10 Edition Low Latency Ethernet 10G MAC IP Core v13.1
Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes

Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.0

Table 1.  v22.0.0 2022.12.19
Intel® Quartus® Prime Version Description Impact
22.4
  • Added support for Xcelium* and ModelSim* simulators for the design example without the IEEE 1588v2 feature for Intel® Agilex™ F-tile devices.
  • Added support for dual Ethernet channel for the design example operating at 10M, 100M, 1G, 2.5G, 5G, and 10G for Intel® Agilex™ F-tile devices.
—
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message