Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes

Download
ID 683308
Date 12/19/2022
Public
Document Table of Contents
Document Table of Contents x
Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes
Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes x
Low Latency Ethernet 10G MAC Intel® FPGA IP v22.0.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v20.1.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v20.0.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.1 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.2.0 Low Latency Ethernet 10G MAC Intel® FPGA IP v19.1 Low Latency Ethernet 10G MAC Intel® FPGA IP v18.1 Low Latency Ethernet 10G MAC Intel® FPGA IP v18.0 Intel FPGA Low Latency Ethernet 10G MAC IP Core v17.1 Update 1 Intel FPGA Low Latency Ethernet 10G MAC IP Core v17.1 Low Latency Ethernet 10G MAC IP Core v17.0 Low Latency Ethernet 10G MAC IP Core v16.1 Low Latency Ethernet 10G MAC IP Core v16.0 Low Latency Ethernet 10G MAC IP Core v15.1 Low Latency Ethernet 10G MAC IP Core v15.0 Low Latency Ethernet 10G MAC IP Core v14.1 Low Latency Ethernet 10G MAC IP Core v14.0 Arria 10 Edition Low Latency Ethernet 10G MAC IP Core v14.0 Low Latency Ethernet 10G MAC IP Core v13.1 Arria 10 Edition Low Latency Ethernet 10G MAC IP Core v13.1
Low Latency Ethernet 10G MAC Intel® FPGA IP Release Notes

Low Latency Ethernet 10G MAC Intel® FPGA IP v19.3.0

Table 5.  v19.3.0 2019.09.30
Intel® Quartus® Prime Version Description Impact
19.3 Design Example for Low Latency 10G MAC Intel® FPGA IP:
  • Renamed the target development kit option for Intel® Stratix® 10 devices from Stratix® 10 GX Signal Integrity H-Tile (ES) Development Kit to Stratix® 10 GX Signal Integrity H-Tile (Prod) Development Kit.
—
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message