Intel® High Level Synthesis Compiler Standard Edition: User Guide

ID 683306
Date 12/18/2019
Public
Document Table of Contents

7. Synthesize your Component with Intel® Quartus® Prime Standard Edition

When you are satisfied with the predicted performance of your component, you can then perform the longer hardware synthesis compilation with Intel® Quartus® Prime Standard Edition. This compilation also generates accurate area and performance (fMAX) estimates for your design, however your design is not expected to cleanly close timing in the Intel® Quartus® Prime reports.

After the Intel® Quartus® Prime compilation completes, the high level design report shows the area and performance data for your components. These estimates are more accurate than estimates generated when you compile your component with the Intel® HLS Compiler.

Typical Intel® Quartus® Prime compilation times can take minutes to hours depending on the size and complexity of your components.

To synthesize your component and generate quality of results (QoR) data, do one of the following actions:

  • Instruct the HLS compiler to run the Intel® Quartus® Prime compilation flow automatically after synthesizing the components. Include the --quartus-compile option in your i++ command.
    i++ -march="<FPGA_family_or_part_number>" --quartus-compile ...
  • If you have generated the RTL for you component, navigate to the quartus directory and compile the Intel® Quartus® Prime project by running the following command:
    quartus_sh --flow compile quartus_compile
    Tip: Add the path to quartus_sh (Linux) or quartus_sh.exe (Windows) to your PATH environment variable.

Did you find the information on this page useful?

Characters remaining:

Feedback Message