1.2. Triple-Speed Ethernet Intel® FPGA IP v20.0.0
Intel® Quartus® Prime Version | Description | Impact |
---|---|---|
22.1 | Removed System PLL, which is previously embedded in the Triple-Speed Ethernet Intel® FPGA IP. | — |
Did you find the information on this page useful?
Characters remaining: