Triple-Speed Ethernet Intel® FPGA IP Release Notes

Download
ID 683215
Date 12/19/2022
Public
Document Table of Contents
Document Table of Contents
1. Triple-Speed Ethernet Intel® FPGA IP Release Notes
1. Triple-Speed Ethernet Intel® FPGA IP Release Notes
1.1. Triple-Speed Ethernet Intel® FPGA IP v21.1.0 1.2. Triple-Speed Ethernet Intel® FPGA IP v20.0.0 1.3. Triple-Speed Ethernet Intel® FPGA IP v19.5.0 1.4. Triple-Speed Ethernet Intel® FPGA IP v19.4.0 1.5. Triple-Speed Ethernet Intel® FPGA IP v19.2.0 1.6. Triple-Speed Ethernet Intel® FPGA IP v19.1 1.7. Triple-Speed Ethernet Intel® FPGA IP v18.0 1.8. Intel FPGA Triple Speed Ethernet IP Core v17.1 1.9. Triple Speed Ethernet IP Core v15.1 1.10. Triple Speed Ethernet IP Core v15.0 1.11. Triple Speed Ethernet IP Core v14.0 Arria 10 Edition 1.12. Triple Speed Ethernet IP Core v14.0 1.13. Triple Speed Ethernet IP Core v13.1 Arria 10 Edition 1.14. Triple Speed Ethernet IP Core v13.1 1.15. Triple-Speed Ethernet Intel® FPGA IP User Guide Archives 1.16. Triple-Speed Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide Archives
1. Triple-Speed Ethernet Intel® FPGA IP Release Notes

1.6. Triple-Speed Ethernet Intel® FPGA IP v19.1

Table 10.  v19.1 April 2019
Description Impact
Renamed the Enable Intel FPGA Debug Master Endpoint parameter to Enable Native PHY Debug Master Endpoint (NPDME) as per Intel® rebranding in the Intel® Quartus® Prime Pro Edition software. The Intel® Quartus® Prime Standard Edition software still uses Enable Intel FPGA Debug Master Endpoint. —
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message