Triple-Speed Ethernet Intel® FPGA IP Release Notes

ID 683215
Date 12/19/2022
Public

1.6. Triple-Speed Ethernet Intel® FPGA IP v19.1

Table 10.  v19.1 April 2019
Description Impact
Renamed the Enable Intel FPGA Debug Master Endpoint parameter to Enable Native PHY Debug Master Endpoint (NPDME) as per Intel® rebranding in the Intel® Quartus® Prime Pro Edition software. The Intel® Quartus® Prime Standard Edition software still uses Enable Intel FPGA Debug Master Endpoint.

Did you find the information on this page useful?

Characters remaining:

Feedback Message