FIR II IP Core: User Guide

ID 683208
Date 6/12/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5. Document Revision History for the FIR II IP User Guide

Date Version Changes
2020.06.02 17.1 Changed Input Sample Rate value in the Filter Specification Parameter table
2017.11.06 17.1 Added support for Intel® Cyclone® 10 devices
2016.05.01 16.0
  • Renamed memory and multiplier tradeoff parameters
  • Added resource estimation to implementation parameters
  • Renamed Coefficients parameters table to Coefficient settings.
  • Created new parameter tables: Coefficients and Reconfigurability.
  • Added simulating testbench in MATLAB.
  • Added interpolation and decimation filter descriptions.
2015.10.01 15.1
  • Added interpolation factor to defintion of i
  • Added reconfigurable FIR filters
  • Added signal descriptions:
    • coeff_in_clk
    • coeff_in_areset
    • coeff_in_read
2014.12.15 14.1
  • Added full support for Arria 10 and MAX 10 devices
  • Reordered parameters tables to match wizard
  • Updated loading coefficients from a file instructions.
August 2014 14.0 Arria 10 Edition
  • Added support for Arria 10 devices.
  • Added Arria 10 generated files description.
  • Removed table with generated file descriptions.
June 2014 14.0
  • Corrected TDM timing diagram TDM_output_data signal.
  • Removed device support for Cyclone III and Stratix III devices
  • Added support for MAX 10 FPGAs.
  • Added instructions for using IP Catalog
November 2013 13.1
  • Corrected coefficient file description.
  • Removed device support for following devices:
    • HardCopy II, HardCopy III, HardCopy IV E, HardCopy IV GX
    • Stratix, Stratix GX, Stratix II, Stratix II GX
    • Cyclone, Cyclone II
    • Arria GX
May 2013 13.0 Updated interpolation and decimation factor ranges.
November 2012 12.1 Added support for Arria V GZ devices.