F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 4/27/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1. Hardware

Typically, PCI Express link-up involves the following steps:
  1. Link training
  2. BIOS enumeration and data transfer

The following sections describe the flow to debug link issues during the hardware bring-up. Intel recommends a systematic approach to diagnosing issues as illustrated in the following figure.

Additionally, you can use the F-Tile Debug Toolkit for debugging the PCIe links when using the F-Tile Avalon-ST IP for PCI Express. The F-Tile Debug Toolkit includes the following features:
  • Protocol and link status information
  • Basic and advanced debugging capabilities including register read access
Figure 72. PCI Express Debug Flow Chart